This paper describes an optimization technique able to optimize a complete wireless receiver architecture in a reasonable amount of time. The optimizer alternates between spice level optimizations of simple building blocks and a full architecture optimization of the whole based on accurate models of the building blocks. The models of the building blocks are interpolated over the data points acquired in the Spice level simulations. The optimizer technique bas been applied to the optimization of an architecture for a GPS receiver. The optimal design bas been implemented in a standard 0 . 2 5~ CMOS prows.
Introduction
The full Spice level optimization of a complete wireless receiver architecture is with present day computing technology virtually impossible in terms of computation times. Many of the optimization problems in wireless IC design suffer from the presence of signals with a wide range of frequencies. Simulating this kind of systems with an acceptable level of accuracy usually leads to very long computation times. This will render full Spice RF optimizations very difficult if not impossible. New techniques to overcome this problem were searched and different solutions arose. On one hand the Smart evolutionary algorithms[l] yield a general speed-up of the Spice level optimization process, while different mathematical techniques tend to improve the simulation speed of circuit level simulations by exploiting typical effects present in W circuits [Z] . still these techniques were only able to cope with the optimization of sub-blocks of a reasonable size and complexity. If the "Divide and Conquer'' principle is applied to this optimization problem. it becomes an attainable target to optimize a wireless receiver architecture for a given set of specifications. In this case the full optimization is split up in the optimization of the sub-blocks. During these optimizations, accurate models for the sub-block performance are generated. These models can be used for a high level full receiver optimization and trade-off study. This approach can yield an important improvement in optimization speed in case where the evaluation time of the approximating models is small in comparison to the full Spice level optimization.
Optimizer
The Optimization problem can be defined as follows: Given a set of performance specifications for a GPS receiver arcbitecmre (noise level, distortion level, dynamic range, frequency,....), find the optimal parameter set for which the overall power consumption is minimized.
This optimization problem is split up in several sub-block optimization problems where a specific sub-block of the receiver (eg. LNA, mixer, AD, PLL, ... ) is optimized using a speed improved optimization routine [I] . The final result of these optimizations is a set of Figure 1 . GPS receiver architecture optimal parameters for each sub-block satisfying its performance requirements and a set of fitted mathematical models able to accurately describe the relationship between the design parameters and the performance of the sub-block in a certain validity region around the o p timal point. After all the sub-blocks have been optimized, their models can be used in the full architecture optimization. Since this only requires the optimization of mathematical models, this can be done with low CPU overhead as compared to the Spice level evaluations, while still achieving the required accuracy. In case the optimization leads to a point outside of the accurate region of the sub-block model, the model fitting of the sub-block has to be redone. This process is repeated until an optimal point is acbieved. This optimization technique has been applied to the optimization of the architecture shown in fig.1 . The architecture is split up in a set of sub-blocks which have a low degree of interaction. At the input, the LNA amplifies the input signal. This is mixed to the IF frequency by the input mixer. The IF frequency is A/D converted by the AZ converter with a complex bandpass filter. the LO signals driving the mixers are derived from a Phase Locked Loop (PLL). The full optimization process is depicted in fig.2 . Here, the set of design variables determining the architecture, is generated by the optimizer. The optimizer for each sub-block gets its appropriate design parameters from the toplevel architecture optimizer. Based on the level of model fitting in each sub-block, the sub-block optimizer decides to use a Spice level simulation or a model evaluation. The decision between both evaluations is done, based on the algorithm described in [I] . At the end of the optimization process, the outcome is a set of optimal parameters and a set of fitted sub-block models.
In the next sections, each of the sub-block optimizers and the models they are based upon, are described in further detail.
3 Optimization of the LNA
Basic operation
The LNA subblock optimizer interacts with the global optimizer in the following way. As input, the LNA optimizer receives certain performance parameter values that need to be attained. The optimizer will check if the set of specifications lies within the realizable design space of the amplifier. If so, it will output the required power consumption, dowing a global minimization of the power consumption. Three performance parameters are conveyed by the global optimization algorithm to the LNA optimizer. The degradation in SNR is communicated by means of the Noise Figure o . The signal degradation due to distonion is passed to the algorithm in the form of the IIP3. Finally, also the required voltage gain, G , . is fed to the LNA optimizer.
Simplified models
The LNA topology is based on the casccded common source configuration with inductive source degeneration. This type of structure has been shown to be able to provide very low noise figures and high gain at a low level of power consumption [ 3 ] . The behavioral model describing the LNA performance is mostly based on the following approximative models.3
In these equations, €3 models the mobility degradation in the MOST channel. Qi, and gm,yf are the quality factor and the effective transconductance of the input stage. Req represents the equivalent source resistance at the gate of the input transistor. Equations 1 to 4 give expressions for the power consumption, voltage gain, noise factor and IIP3 of the LNA.
Specifications
Some specifications set the boundaries for the complete design space. Other specifications are passed by the global optimization algorithm to the LNA optimizer which rhan locates the point in the design space satisfying these specifications with minimum power cost. The first 
Simulation
The LNA optimizer calculates the power consumption from'the given specifications: NF, IIP3 and Cv. This calculation is done from a first order numerical model based on the previous equations. If tlus model is not sufficiently accurate, it is modified based on spice level simulations. The algorithm keeps a list of the different models and the regions in the design space where they are valid. If the global optimizer requires a design point not covered by the existing models, the algorithm will interpolate or extrapolate from the existing m<Aels and do a spice level verification. In this way the total region in the design space covered by numerical models increases as the global optimization progresses. Hence, fewer and fewer spice level simul&ions are required and simulation time drastically decreases. Furthermore the fitted models may be reused in future optimizations. Figure 3 show contour plots of the power consumption and IIP3 as a function of the noise figure and voltage gain. considered as independent variables. These plots are generated at the end of die global optimization. They show a selected region within the LN.4 design space, fully covered by the numerical models.The latter plot shows that the IlP3 of the LNA will not be a binding constraint since only valnes larger than about -15dBm are required.
Optimization of the PLL
The PLL optimizer takes a maximum allowable S N R degradation in the receiver due to the PLL as input from the global optimizer and returns the minimum necessary power consumption in the PLL to guaranty this maximum degradation as output.
The PLL used in this design is a fourth-order type I1 charie-pump PLL [4]. Due to the phase noise sidebands in the PLL, noise is folded back,in the signal hand. This gives rise to some extra noise which is represented as an S N R degradation factor. The extra noise generated by the PLL can be calculated with the following equation: ~ The extra noise is the convolution of the PLL with the noise in the signal band (S), which is 2MHz wide for civilian GPS systems. For simplicity, we assume that we have a very narrow-band bandpass filter in front of the receiver, so that only the 2MHz signal band passes through the filter. This way we can limit the convolution to &e 2MHz band. The PLL is characterized by three parameters: the VCO phase noise level, the charge pump current and the loop tilter bandwidth. The fmt two parameters are used in the optimizer while the latter sets the design space boundaries. The maximum bandwidth is determined by stability constraints and the minimum bandwidth is determined by the maximum capacitance which can be integrated on chip.
Once an optimal set of parameters is calculated, we still need to o p timize the VCO given the phase noise level in the VCO. This is done with an in-house designed VCO-optimizer program CYCLONE [51. It automaticallv vxforms finite element simulations and the oDtimizaresponse contribution after one clock period of the DAC output pulse and the values at the previous time sample (begin conditions). These transient time functions a n first mathematically calculated using the toolkit Maple which allows an algebraic expression of the models.
Using the DE Generic Algorithm the optimal ADC parameters are derived. Transient time step simulation using transistor models performed in Eldo confirm a mathematical approach and permits the incorporation of more non-idealities like distortion and parasitic effects.
Finally the mixer-ADC is fully simulated on transistor level with Eldo tion of RF-coiis combined with VCO circuit sizing.
Optimization of the mixer-ADC

Topology and Basic Operation
The down-conversion is performed by differential I-Q switching mixers in series with the resistors in front of the ADC, driven by square waves derived from the PLL. The input resistance in series with the mixer ensures very linear mixing. The first filter block also provides a virtual ground for summation of the mixer and DAC pulse currents.
This incorporation of the mixer within the ADC structure permits block reuse and thus power saving.
In figure 4 the mixer-ADC architecture is depicted. This architecture is discussed in detail in 161.
-i 
Low Level Optimization
Simulation and High Level Optimization
After choosing an appropriate ADC structure, high level simulations provide the most suitable coefficients of the different AD blocks to attain the wanted S N R which provide sufficient noise shaping while still guaranteeing the Imp stability. These parameters are translated to circuit level specifications for the different building blocks and a lirst set of design constraints (ie. the GBW of the filters ~A ' s ) are fixed A second set of specifications is given by the tolerated thermal noise to check the functionality also considering probable process variations. 
Low Level Optimization
The filter is a 2nd order continuous time complex bandpass filter. Be- The full architecfure has been ootimized wine the discussed tecbtime filter, a sample&omparator and a 1biiDAC. Therefore the Iransient time response of the filter to the different input signals permits to calculate the voltages on the different filter nodes and comparator outpnt. Three input contributions are distinguished: lirst a sine wave input with certain frequency and phase, secondly and thirdly the time nique and sub-block models. An appropriate ;tarling point for the optimization was chosen based on design experience of the building blocks. the optimization resulted in an optimal design point for the given specifications and trade-off models for each of the building blocks. 
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Using these models, it is possible to investigate the high level tradeoffs for parameter sets in the valid region of these models. One interesting trade-off study is the variation of the power consumption as function of the required dynamic range of the receiver. This dynamic range is determined by the receiver sensitivity level and the maximum tolerable input blocker level. Fig. 6 shows the variation of the total receiver power consumption as function of the receiver sensitivity level and the maximum input blocker power. It can clearly be seen that the power increases for increasing blocker level and decreasing Sensitivity level. The point which was used in the implementation of the receiver is indicated by the dot.
The full set of parameters for which the chip was optimized is shown in table I.
The design was processed in a 0 . 2 5~ CMOS technology. A photograph of the 4mm*4mm chip is shown io fig.8 . The full chip has been measured and conforms to the GPS standard [4].
Conclusions
This paper describes an optimization technique which is able to speed up the optimization of a full wireless receiver architecture to areasonable amount of time while still attaining a high level of simulation accuracy. The optimizer alternates between the spice level optimization of simple building blocks, while modeling the performance parameters and a full receiver optimization based on the extracted accurate models of the building blocks. The optimizer has been applied to the optimization of an architecture for a GPS receiver. The designed circuit fully qualifies the requirements for a GPS receiver architecture. 
